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INTRODUCTION
Advances in VLSI technology enable the design and implementation of multiprocessing systems consisting of very many components. One important class of these multiprocessing systems includes the shared-memory multiprocessors where all processors can access a set of memory modules through a multistage interconnection network. When implementing a complex multiprocessor, some of its components (like processors, memory modules or interconnection links) will fail. One then has the choice between replacing the faulty components upon failure, or waiting until a scheduled maintenance is performed and using the system at a degraded rate of performance in the meantime.
If graceful degradation of the multiprocessor is allowed, the computational capabilities of the degrading system must be estimated. To measure these capabilities it is insufficient to count the number of fault-free processors, memories, and interconnection links, since a fault-free processor for example, is useless if it is disconnected from the rest of the system. The measures should indicate:
The number of operational communication paths The size of the maximal fault-free fully connected system existing (where a set of processors and a set of memories form a fully connected system if each processor in the set can communicate with every memory in the corresponding set) Similar connectivity issues.
The problem of calculating the average maximal fully connected system (or, equivalently, of finding the probability of a fully connected system of given dimensions) is, in general, of exponential complexity. One approach to the problem is constructing a detailed Markov chain where at each state the exact location of faulty components is known. This approach was adopted [l] for the analysis of a 16 x 16 network. The prohibitively large number of states (on the order of 216+'6+32 = 2@) was reduced there to 25 after making several simplifying assumptions. Some of these assumptions lead to a pessimistic view of the system, and the generalization of the state reduction process to other system sizes is not straightforward. In a second approach to the problem [2], a spatial Poisson distribution for the faults is assumed. This assumption is accurate only for very large systems and very small fault probabilities.
The approach adopted here is different. Measures for the connectivity of a multiprocessor system with a multistage interconnection network in the presence of faulty components are defined. These connectivity measures indicate how many fault-free processors are still connected to fault-free memories and vice versa. The connectivity measures are simple to calculate, do not require pessimistic assumptions, are not restricted to a given size of the system, and can be extended to other architectures of the interconnection network. Exact expressions for these measures are derived, and then a tight upper bound for the average fully-connected system is obtained.
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CONNECTIVITY MEASURES
Consider a multistage interconnection network which connects N processors (N = 29 to N memories. The N x N interconnection network is constructed of 2 x 2 switches arranged in k = log N stages, each containing N/2 switches as illustrated in figure 1. Our analysis can be generalized to the case where the number of processors is not necessarily a power of 2, the number of memories is different from the number of processors, and the network is built of a x b switches. For the sake of clarity however, the discussion here is restricted to the simpler case.
Notation t
some given time instant qr(t), pr(t) probability that a processor is faulty, faultfree at time tp,(t) + q,(t) = 1.
qm(t), p,(t)
probability of a faulty, fault-free memory at time t. qxt), pxt) probability of a faulty, fault-free link at time t. a t ) mean number, at time t , of operational processorto-memory paths. r* number of processors for the maximal, fully connected system. m* number of memories for the maximal, fully connected system.
Processors and memories are considered to be nondecomposable components and therefore, any fault in a processor for example, results in the removal of this processor from the system. However, in contrast to the pessimistic assumption in [ 11, interconnection switches are decomposed into links and if one link is faulty, the other links can still operate properly.
The functional form of p,(t), pm(t), pxt) depends upon the statistical model for the faults in the system. Our analysis applies to any statistical fault process, as long as p,(t), p,(t), pxt) can be calculated. The model need not include repair of faulty components, and each component (namely, processor, link, and memory) may have a different distribution law. Thus our approach is less restrictive than the Markov chain approach [ 11. In the numerical examples we employ the widely used statistical model according to which the failure rates for For the numerical analysis of the system with repair-uponfailure we use the similarly well-known model, according to which the repair (hazard) rates are constant with parameters pr, p,, p, for the three types of components. For this model, the probability of a fault-free processor at time tis, pr(t) = A + -exp(-(Ar + pr)t) To analyze the connectivity of multistage networks in this environment where processors, memories and interconnection links can fail, the connectivity measures should capture the capabilities of the gracefully degrading multiprocessor system, eg, the number of connected faultfree processors and memories, the number of operational paths within the interconnection network, and the number of memory requests (from the processors) that can be transmitted through the interconnection network simultaneously.
Let the average maximal fault-free fully connected system, at time t, be the tuple (Fr(t), F,(t)). This tuple is the mean value of the tuple (r*, m*). Since a 2-dimensional maximum is not well-defined, we choose among all local maxima the one for which r* and m* are the closest, ie, the one for which min {r*, m*} is maximal. The problem of calculating (F,(t), F,(t)) is exponential. We suggest therefore, the following approximate measures.
A reasonable measure for connectivity is the mean number, at time t, of operational processor-to-memory paths. Define a path as a processor, a memory, and the links connecting them: for a path to be operational, all its components (processor, memory, links) must be fault-free. The use of Q ( t ) as a connectivity measure was first suggested in [2] . A shortcoming of this measure is that the number of paths by itself provides no indication as to how many distinct processors and memories are still accessible.
Define a processor as accessible (at time instant t) iff it is fault-free and is connected to at least one fault-free memory. Similarly, define a memory as accessible iff it is fault-free and is connected to at least one fault-free processor. We propose an additional measure for connectivity, namely, the tuple (A,(t), A,&)) where A,(t) and A,(t) denote the mean number of accessible processors, and accessible memories (at time t), respectively. This tuple does not necessarily imply that a fully connected fault-free A,(t) x A,&) interconnection network exists, nor does it indicate how many fault-free memories are connected, on the average, to an accessible processor. However, by combining Q(t) and (A,(t), A , ( t ) ) , a more complete characterization of system connectivity is obtained, as shown in theorem 1.
Theorem I: Given a multiprocessor system with a multistage interconnection network, let N,(t) (N,(t)) denote the mean number of fault-free memories (processors) to which an accessible processor (memory) is connected, then:
Proof: (a) Let p(t) be the random variable denoting the number of memories to which an arbitrary processor (not necessarily an accessible one) is connected at time t. E {&)} is the mean number of operational processor-tomemory paths emanating from one processor. Then, if all processors are equivalent-
Pr{p(t) > l}, is the probability that a processor is accessible. Hence, the mean number of accessible processors, A,(t), can be written as-
Finally, N,(t) is according to its definition-
Evaluating the conditional s-expectation in iii using i and ii yields,
Equation b for Nr(t) can be proved in the same way.
0
Example: This simple example clarifies theorem 1. Let p,(t) = 4/5, p,(t) = 9/10 and ppXt) = 1 (indicating fault-free interconnections). It is easy to see that for this simple case, N&), on the other hand, is defined as the mean number of fault-free memories to which an accessible processor in connected. Thus, it is defined as a conditional s-expectation (conditional on the event that the processor is accessible) and should be calculated as such. In this specific case for which ppXt) = 1, the event "The processor is accessible" is equivalent to the event "The processor is fault-free and at least one memory is fault-free,'. Hence, N,(t) is the mean number of fault-free memories, given that at least one memory is fault-free. This conditional s-expected value is:
and consequently, Similarly,
The measures N,(t) and N,(t) satisfy N,(t) d A,(t) and N,(t) < A,(t) but still (N,(t), N,(t)) is only an upper bound for the average maximal fully connected system (F,(t), F,(t)). However, due to the high correlation among the paths in the interconnecting network (resulting from the fact that each fault affects Npaths), a reasonable assumption is that these two tuples are very close to each other (especially for large values of N and small fault probabilities). Simulation runs of which the results are reported in section 5 , verified this assumption, suggesting that the proposed measures can adequately characterize the connectivity of a multistage multiprocessor in the presence of faulty components.
System connectivity can be the basis for measuring the performance of the system. One possible measure for performance is the processing power. The processing power of a multiprocessor system (at time t) is denoted by c(t) and is the mean number of accessible processors that are computing, ie, not communicating with the memory. Only accessible processors are considered since non-faulty processors which are disconnected from all memory modules can not perform any useful computation. The processing power is calculated based on the connectivity and the bandwidth BW of the multiprocessor system. The latter is usually defined as the mean number of requests for the shared memory which are accepted per cycle given that each processor generates, with probabilityp,,, a request during every cycle [4] . Since all the measures introduced before are timedependent, a slightly different definition for the bandwidth is used here. BW ( ) is the mean number of processors, at time t, which are communicating with some memory. Theorem 2 provides the relationship between the connectivity, the bandwidth and the processing power.
Theorem 2:
Given a multiprocessor system with a multistage interconnection network, let A,@) and c(t) be defined as before, and let BW (t) denote the bandwidth at time t, then:
Proof:
Let dt), p(t), r(t) be the r.v.'s denoting the number (at time t) of accessible processors, processors communicating with some memory, and computing processors, respectively.
Clearly, for each time instant t, cy(t) = p(t) + y(t). Since A#) = E{ a(t)}, BW (0 = E{P(O}, and c(0 = E{y(t)}, the theorem follows. U Expressions for the bandwidth of a multistage network have been derived before [4] . Here, the bandwidth is defined as a time-dependent measure and an expression for calculating it is presented in section 4.
THE CONNECTIVITY OF A MULTISTAGE SYSTEM
This and the next sections analyze the degradation over time of a multistage system in the presence of faulty components, using the different connectivity measures and the processing power as defined in the previous section. We use the very realistic assumption that the mean time between component failures is much larger than the average length of the communication period between a processor and a memory. This implies that the status of the system components (faulty or fault-free) is constant for a large enough period of time-thus allowing us to study the system behavior under a statistical steady-state.
In what follows the system is observed at some arbitrary time instant t which is fmed throughout the analysis and is omitted from the notation for the sake of simplicity. However, all resulting measures are still functions of t due to the dependence on t of p, . (t), p,(t) and p,(t). These probabilities are now denoted by p,, p,, and p,.
We start with the analysis of the system connectivity, as measured by Q, by A, and A,, and by the tuple (N,, N,,,) . In a non-redundant interconnection network there is exactly one path between a processor and a memory and consequently, the calculation of Q is straightforward. Q is obtained by multiplying the number of processor-memory pairs by the probability of a fault-free path. The latter probability is, where (k + 1) is the number of links along the path. Therefore, Let +, be the probability that a given processor (say processor 0) is accessible; it is Pr{ v(t) 2 1 } in the proof of theorem 1. A, is obtained by multiplying N by a, . Due to the overlapping of the paths leading to the same processor, the inclusion/exclusion principle has to be used to calculate a, .
Define &. as the event in which memoryj is connected to processor 0. +, can now be expressed in terms of the &. as the probability that at least one of the events Ej occurs,
where W(i) is the sum over all (9 subsets { j l , j,, . . . , j ; } of size i, of the probability that all i paths in the subset are operational, namely, (3.5) For a subset of i paths to be operational, all links in the subset must be fault-free. Hence, Pr{E,, n E,* n ... n Ejj} depends not only on i but also on the number of links that the paths in the given subset have in common, since each link must be taken into account exactly once. Let d denote the number of distinct links in the subset, thenh{qI n E,, n ... n E~J = piprpf' 
THE PROCESSING POWER OF A MULTISTAGE SYSTEM
This section derives an expression for the processing power of a multistage system in the presence of faults which requires an expression for the bandwidth of such systems. An analysis of the bandwidth for a fault-free interconnection network appears in [4] . The analysis has been generalized [3] to an environment in which faults can occur and is briefly summarized here for completeness. We adopt the simplifying assumption that the destinations of the memory requests are s independent and uniformly distributed among the N memories. Therefore, the network bandwidth can be obtained by multiplying the number of memories N by the probability that a given IEEE TRANSACTIONS ON RELIABILITY, VOL. 38, NO. 1,1989 APRIL memory module is non-faulty and has a request at its input. This last probability is calculated iteratively, following a path leading to this memory, ie, the probability of a request on an output link of a switch is calculated from the probability that such a request has been accepted at the input links to the same switch.
To simplify the discussion, a link is in state 1 (0) if it has (has not) a request for the memory. A faulty link is in state 0. The probability of a request on a link is thus the probability that this link is in state 1. We assign numbers to the k = ZogN stages in a descending order so that stage 0 is the last stage and its output links are connected to the memories, stage (k -1) is the first one and its inputs are connected to the processors (see Figure 1) . Consider a switch in stage i and denote its outputs x'", P I . Its input links are the outputs of (two different) switches in stage (i + 1 ) and are denoted by and Y('+l). Based on our assumption that memory requests are uniformly distributed among the memories, the probability that an incoming request is routed to any output link is the same. Hence, it is sufficient to consider only a single output link and derive an expression for the probability that it is at state 1, ie, Pr{X" = 1).
Since a request for a memory module can reach the output link of a switch through any of the two input links, the state probability Pr{X'" = 1 ) of the given output link has to be calculated from the joint probabilities of these input links:
This calculation is performed using transition probabilities which take into account the status (faulty or fault-free) of the (physical) input links and the destinations of the incoming requests. Since memory modules are assumed to be equivalent, the incoming requests are routed to any of the two output links with probability 0.5. Consequently, the transition probabilities between the two inputs and the output of a switch are, Only input link faults are taken into account. Faults at the output links are considered as input link faults at the next stage.
The state probability Pr{X(I) = 1 ) of the output link is:
For a non-redundant network the inputs into each switch are s-independent. Hence, Pr{ P+')= v}; U,V = 0,l (4.3)
Using (4.3) and the equation:
we obtain from (4.2) after some algebraic manipulations,
This expression is identical to the one in [4] if fault-free (p, = 1) 2 x 2 switches are assumed. This simple recursion formula enables the calculation of the successive state probabilities, starting from the processors outputs up to the memory inputs. For the processors output links we have:
where p, is the probability of a processor requesting a memory connection.
Recursively, Pr{X0) = 1) is calculated. To compute the bandwidth note that the memory and its input link can be faulty as well, hence, 
. NUMERICAL RESULTS
This section numerically compares a gracefully degrading system and a system whose faulty components are repaired upon failure. The connectivity measures A,(t), A,(t), N,(t) and N,(t) of the two systems, both of size 16 x 16, have been calculated as a function of time and are depicted in figures 2 and 3; time is measured in l/X, units. The values for the other two failure rates are X, / X, = 0.7 and X, / X, = 0.2 while the same repair rate was assumed for all three types of system components: p, = p, An important conclusion from this comparison is that N, (t) and N,(t) degrade faster than A#) and A,@), respectively. To find the average size of the maximal fully connected system we have simulated the gracefully degrading system for different time instances. The results of these simulation runs are shown in figures 2 and 3. The average size of the fully connected system is very close to N, x N, thus demonstrating the usefulness of the proposed connectivity measures. Figure 4 depicts the processing power of the degrading system and the system which is repaired upon failure as a function of time. Since the processing power depends on the probability that a processor requests a memory access we have calculated the procesing power of the two systems (with the same parameters as in figures 2 and 3) for two values of p,,; p,, = 0.25 andp, = 0.75. The processing power for p,, = 0.25 is higher since the processors are less busy communicating with the memories. Figure 4 can be used to determine the interval of scheduled maintenance so that the processing power of the system will not fall below some predetermined value. Figure 5 can be helpful (combined with an adequate cost function) in determining a cost-effective repair rate for unscheduled maintenance. This figure depicts the increase in system connectivity (as measured by N, and N,) and processing power when the repair rate is increased.
Similar results were obtained for other sets of failure rates, e.g., XJX, = 2 and X,/X, = 0.05, indicating that the same qualitative conclusions can be reached for a wide range of system parameters. Technology, Haifa, in 1967 , 1970 , and 1975 
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